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1.0 ABSTRACT 
This report covers the work effort from 15 May 1966 to 31 August 
1966. Effort during this phase included both the continuing develop- 
ment of the series of booster power supplies, and the initiating of 
development of the new series of chopper power supplies. The 
development effort included the following: 
1. 
2. 
3. 
4. 
Overload protection of the booster regulator converters. 
Dynamic response of the booster regulator converters. 
Scaling designs for the booster regulator converters. 
Initial development of the new chopper regulator converters. 
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2.0 PURPOSE 
The purpose of this program is to provide concept, techniques, and 
developed modular circuitry for non-dissipative DC to DC Conver- 
ters in the power range of 0 to 100 watts. 
Major program goals are the maximization of efficiency, sim- 
plicity, and reliability, along with minimization of size, weight 
and response times of the converters. 
The circuits are to be modular in concept, so that a minimum of 
development is required to tailor a circuit to a specific application 
requirement. The concepts should also allow, inasmuch as 
practical, for the use of a state-of-the-art manufacturing tech- 
niques. 
The program is multi-phased, including a study, analysis, and 
design phase, and a breadboard phase during which the concepts 
are  to be verified by construction and test of eight breadboards. 
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3.0 INTRQD UC "IO N 
The work of the previous quarter included both the continuing 
development of the booster series of power supplies, and the 
initiating of development of the new series of chopper power 
supplies. The work effort included the following: 
1. Overload protection of the booster regulator converters. 
The protection circuits presented in the previous quarterly 
report provided short circuit protection only. Further 
development effort w a s  expended to obtain a protection 
circuit providing both overload and short circuit pro- 
tection. 
2. Dynamic response of the booster regulator converters. 
Circuit5hsf;a'bility c'dn occurbecause of excessive phase 
shift in the feedback loop. The series RC compensating 
circuit used to insure circuit stability, thus affects the 
dynamic response of the circuit. Empirical investigations 
were conducted on dynamic response caused by the RC 
Phase shift networks. 
3. Scaling designs for the booster regulator converters. 
It was recommended in the final project report for the 
Phase I program that the development effort on the var- 
iable frequency chopper regulator converter be discontinued. 
It was further recommended in that report that the basic 
control concepts being developed for the booster regulator 
converters also be applied to a new series of chopper reg- 
ulator converters. Initial development of this new series 
of chopper regulator converters has been started. In ad- 
dition, the use of the unified power stage concept discussed 
in this report is being applied. 
2 
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4.0 
4.1 
TECHNICAL DISCUSSION 
Overload Protection of Booster Regulator Converters 
Circuit protection investigations were continued in an effort 
to obtain overload protection in  addition to the short circuit pro- 
tection covered in the previous quarterly report. The circuit 
shown in Figure 1, is a result of these investigations. 
The output terminals of the converter are connected to 
terminals 1 and 2, the load is connected to terminals 3 and 4, 
terminal 5 is connected to an auxiliary B+ voltage, and terminal 
6 is connected to the output sensing terminal of the voltage regu- 
lator. When the converter is turned on, voltage is applied to 
terminal 5. The voltage developed across resistor R4 is high 
enough to turn on transistor Q4, which in turn saturates tran- 
sistors Q2 and Q1. Voltage now appears at terminals 3 and 4, 
and normal operation now occurs. Under normal operation, the 
voltage dividing action of resistor R5 and the load sets the emitter 
of transistor Q3 at a high voltage. The base voltage of transistor 
Q3 is set just low enough to keep transistor Q3 in a non-conducting 
state by the voltage divider consisting of resistors R1 and R2. 
Zener diode ZD1 is normally in a non-conducting state so that the 
output sensing of the voltage regulator is connected to terminal 
3 through resistor R6. 
When an overload condition occurs, the increase in load 
current causes the voltage across resistor R5 to increase. This 
causes an increase in the voltage at the emitter of transistor Q1 
which in turn raises the voltage at the base of transistors Q1 and 
Q3. Transistor Q3 turns on, and brings transistors Q2 and Q1 
out of saturation. With transistor Q1 out of saturation, the voltage 
that appears from collector to emitter in transistor Q1 increases, 
thus increasing the voltage at terminal 1. This forces zener diode 
ZD1 into conduction, causing the voltage regulator now to keep 
the voltage at terminal 1 constant. Any further overload increases 
the voltage drop across resistor R5, decreasing the voltage at 
terminal 3. This limits the load current by bringing transistor 
Q3 closer to saturation which in turn forces transistors Q2 and 
Q1 closer to cutoff. When a short circuit condition occurs, 
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transistor Q3 saturates and drives transistors 9 2  and Q1 into a 
high impedance state, thus isolating the load from the regulator- 
converter output. When the overload condition is removed, the 
voltage at terminal 3 increases, turning off transistor Q3, and 
the circuit automatically returns to the saturated on-state through 
the starting process described above. 
Experimental Data 
Breadboard tests were run using the overload protection 
circuit with the 25 watt booster to determine the characteristics 
of the overload protection circuit. The tests were conducted 
using two values for resistor R1, one providing protection for 
loads in excess of 105% and the other providing protection for 
loads in excess of 130%. 
Figure 2 shows a graph of the load voltage versus per cent 
of rated output current. With resistor R1 set so transistor Q3 
turns on with a 5% overload, it is shown that the -output voltage 
remains constant from no load to approximately 105% load. At 
this point, the base voltage of transistor 9 3  has risen enough to 
turn on transistor Q3, causing transistors Q2 and Q1 to come out 
of saturation. 
the conduction state of zener diode ZD1 slightly, increasing the 
voltage regulator sensing current, which causes a small decrease 
in the voltage at terminal 3. Increasing the load further raises 
the conduction of transistor Q3 further, which decreases the 
conduction of transistors Q2 and Q1, and further decreases the 
output current and voltage. The decrease in output current and 
voltage is approximately linear from the point at which transistor 
Q3 begins to conduct, to the short circuit condition. A t  the short 
circuit condition, it can be seen that the high impedance state of 
transistor Q1 allows only about 5% of the rated current to' flow. 
The fncrease in voltage at terminal 1 changes 
The per cent load at which the overload protection circuit 
becomes activated and provides overload protection can be adjusted 
by varying resistor R1. Increasing resistor R1 initially sets the 
base of transistor Q3 at alower voltage. Thus, to turn on tran- 
sistor Q3, the base voltage of transistor Q1, and thus the voltage 
drop across resistor R5 must be larger than in the previous case. 
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This means that a larger overload must occur before transistor 
Q3 will turn on and protection will be provided. Note that 
varying the point at which overload protection is provided has 
no effect on the output voltage from no load to full load, or  at 
the short circuit condition. 
Figure 3 shows the power dissipation in transistor Q1 ver- 
sus  the per cent of rated output current from no load to the short 
circuit condition for the two overload conditions discussed above. 
From no load to full load for both cases, the power dissipation 
increases from essentially zero to approximately one watt at full 
load. A t  the point when transistor Q3 is turned on, and transistors 
Q2 and Q1 are brought out of saturation, the power dissipation in 
transistor Q1 increases sharply. This is due to the sudden in- 
crease in the collector to emitter voltage of transistor Q1 with 
a high collector current present. With additional overload, the 
load current, and thus the collector current, decreases. However, 
the collector to emitter voltage increases at a greater rate than 
the decreasing collector current. Thus, the power dissipation 
increases further, reaches a peak, and then falls off as the short 
circuit condition is approached. 
For the case where protection is provided for loads in 
excess of 1050/0, the power dissipation in transistor Q1 is about 
1.5 watts at 105% of rated output current. 
dissipation is approximately 9 watts, and the short circuit power 
dissipation is about 1.5 watts. With the overload protection 
circuit set for loads in excess of 130%, the power dissipation is 
approximately 3 watts at 130% of rated output current, 12 watts 
at peak power dissipation, and 1.5 watts at short circuit. 
The peak power 
Preliminary investigations have shown that the peak power 
dissipation occurs for both cases when the load voltage and the 
collector to emitter voltage of transistor Q1 are equal. This is 
in agreement with maximum power transfer theory. Since maxi- 
mum power dissipation is substantially higher when overload . 
protection is provided at greater loads, a compromise may have 
to be made between permissible overload and power dissipation 
in transistor Q1. Also, the ability of the unit to regulate for loads 
greater than 100% will be determined by the permissible power 
dissipation of transistor Q1. 
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4.2 
Figure 4 shows a graph of the voltage at the input of the 
overload protection circuit (terminals 1-2) versus the per cent 
of rated output current. The overload protection circuit input 
voltage increases from 22.6 volts at no load, to about 23.5 
volts at full load. A s  e-qected, it increases suddenly at the point 
when transistor Q3 turns on, and transistors Q2 and Q1 come out 
of saturation. This voltage levels off at approximately 25.2 volts 
when zener diode ZD1 is fully conducting. The effect of the 
voltage regulator output sensing switch to terminal 1 can be seen 
from this graph. Switching the sensing to terminal 1 limits the 
voltage at terminal 1 to 25.2 volts. If switching means were not 
provided, the voltage at terminal 1 could have risen to almost 
double its normal value. This would have required power dissi- 
pation in transistor Q1 to be more than twice the maximum reached 
in the previous tests. 
Dynamic Response of the Booster Regulator Converters 
Initial investigations have shown that the dynamic regulation 
and recovery time of the booster regulator converters are dependent 
upon the resistance and capacitance values in the compensating 
circuit of the voltage regulator (R28, C9 of the difference amplifier, 
o r  R25, C8 of the reference amplifier shown on page 18 of the 
sixth quarterly progress report. ) Breadboard tests were con - 
ducted to determine the extent of this dependence. 
The circuit shown in Figure 5 was used to produce ramp 
input voltage changes in the dynamic regulation and recovery 
time tests. Resistor FU w a s  set at approximately one ohm. 
Capacitor C1 was then set so the booster input voltage transient 
was a ramp change with a slope of one volt per millisecond. With 
switch S1 open, the booster input voltage was the power supply 
voltage less the drop across diode D1. When switch S1 was 
closed, the booster input voltage increased at a rate of one volt 
per millisecond to the sum of the power supply voltage and the 
battery voltage less the drop across resistor R1. When switch 
S1 was opened, the booster input voltage decreased at the same 
rate to the power supply voltage less the drop across diode D1. 
9 
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Tapped 
Battery 
I L C 2  Power I 
Figure 5. Input Voltage Supply Circuit. for Dynamic Regulation 
and Recovery Time Tests. 
Dynamic regulation and recovery time tests were con- 
ducted with the 25 watt booster with both the reference amplifier 
and the difference amplifier voltage regulator circuits. Input 
voltage ramp changes and load step changes were  both considered 
in these tests. In the initial testing, both the resistance and capa- 
citance in the compensating circuit of the voltage regulator were 
varied. The results of these tests showed no significant differences 
in the dynamic regulation or the recovery time of the reference 
and difference amplifiers. The results of the above tests for the 
reference amplifier have been presented in Appendix 11 of this 
report. 
A capacitance of 10 microfarads was selected for the capa- 
citor in the compensating circuit of the voltage regulator. Addit- 
ional tests were then conducted with the resistance in the compen- 
sating circuit as the only variable. The results of these tests 
can be seen in Figures 6 through 9. 
a trade off between dynamic regulation and recovery time was 
necessary. For all transient conditions, the peak voltage 
excursion decreased with increasing resistance. The recovery 
times for load changes of 100% load to 75% load, and input voltage 
changes of 10 volts to 20 volts at full load increased with increasing 
resistance. A resistance of 3 kilohms was selected as a compro- 
mise between dynamic regulation and recovery time. 
These results indicated that 
11 
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Final dynamic regulation and recovery time tests were run 
on the 25 watt booster to determine the effect of various input 
voltage levels on the dynamic regulation and recovery time of the 
unit. Load changes were made at all input voltages, and input 
voltage transients were  made at three different voltage levels at 
no load and full load conditions. Dynamic regulation and recovery 
time were recorded for each case. The results of these tests 
have been shown in Table 1. The dynamic regulation readings 
were peak transient voltage values. The recovery time was 
defined as the time for the output voltage to return to 1% of its 
original value measured from the beginning of the output voltage 
transient. 
Both the peak transient voltage and the recovery time de- 
creased as the input voltage increased for step load changes. For 
a load change from 100% to 75% of the rated load, the peak tran- 
sient voltage was 0.85 volts at 10 volts input. This decreased to 
0.50 volts at 16 volts input and remained constant for further in- 
creases in input voltage. The recovery time for this case was 
less than or  equal to 10 milliseconds for all input voltages 12 
volts o r  greater. For a load change from 75% to 100% of rated 
load, the peak transient voltage at 10 volts input was 0.70 volts. 
This decreased to 0.25 volts at 17 volts input and remained con- 
stant for further increases in input voltage. The recovery time for 
for this case was less than 10 milliseconds for all input voltages 
12 volts o r  greater. For input voltage changes at no load and 
full load conditions, the peak voltage transient and the recovery 
time decreased as the low input voltage level was raised for all 
cases with one exception. For the no load condition with input 
voltage changes from low voltage to 20 volts, the peak voltage 
transient and recovery time were smallest for a change of 11.2 
volts to 20 volts. In this case, since the peak voltage transient 
did not reach 1% of the output voltage, the recovery time was con- 
sidered to be negligible. Note that for no load input voltage 
changes, two cases exist where the input voltage limits of the 
booster have been exceeded. This was  due to the state of the 
charge of the battery, and the fact that the battery voltage was 
adjustable only in steps of approximately two volts. 
I 
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Table I 
I 
25 Watt Booster/Refe 
Lead 
%3/4 
3/4 +F.L. 
N. L. 
N. L. 
F. L. 
F. L. 
Input 
Volts 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
9.5+20.6 
11.2 +. 20 
13.25 * 20 
20.6 -+ 9.5 
io. 0 + 11.2 
io. 0 * 13.25 
LO. 5 -r 20 
.2.8 + 20 
.5 20 
!O =9 10.5 
!O + 12.8 
!O + 15 
lynamic 
legulation 
'eak Volts 
+O. 85 
+o. 75 
+O. 70 
+O. 65 
+O. 60 
+o. 55 
+O. 50 
+O. 50 
+O. 50 
+O. 50 
+O. 50 
-0.70 
-0.65 
-0.60 
-0.50 
-0.50 
-0.40 
-0.30 
-0.25 
-0.25 
-0.25 
-0.25 
+O. 30 
+o. 10 
-0.25 
+O. 70 
+O. 60 
+o. 55 
-1.0 
-0.40 
-0.30 
+l. 25 
+O. 70 
+O. 50 
Recovery Time 
Milliseconds 
24 
14 
10 
10 
(10 
<10 
<10 
<10 
< l o  
<10 
< l o  
22 
15 
< 10 
.< 10 
< 10 
(10 
<10 
<10 
<10 
<10 
<10 
12 
30 
-- 
50 
18 
23 
40 
28 
24 
38 
24 
22 
Dyrmn..ic response design goals 
Dynamic regulation: 0.66 volts 
Recovery time'' 50 milliseconds r a  
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4.3 
4.4 
For input voltage changes, two cases occurred where the 
peak voltage transient was abnormal!y large. For the full load 
condition with input voltage changes of 10.5 to 20 volts and 20 to 
10.5 volts, the output voltage transients were 1.0 volt and 1.25 
volts respectively. The recovery time did not exceed 50 milli- 
seconds for any of the transients investigated. In three cases, 
however, it did approach this maximum. For full load, 10.5 
to 20 volts input change, the recovery time was 40 milliseconds. 
For full load, 20 to 10.5 volts input change, the recovery time 
was approximately 38 milliseconds. For the no load condition, 
20.6 to 9.5 volt input change, the recovery time was approximately 
50 milliseconds. Note, however, that this was one of the cases 
where the input voltage requirements of the booster were exceeded. 
Scaling Designs - Booster Regulator Converters 
-. Scaling designs for the booster regulator converters were 
started during the past quarterly period. Breadboards for all 
power levels have been constructed. The appropriate converter 
protection circuits for each of the power levels also have been 
constructed. Only final definition of the voltage regulator circuit 
remains. Preliminary breadboard tests to date have shown the 
performance of these circuits to be similar to the Phase I pro- 
gram breadboards. 
New Chopper Development 
Circuit Description: 
Investigations were initiated into the development of a new 
set of chopper regulator converters using the control concepts 
developed for the booster regulator converters. The new circuit 
configuration, shown in  Figure 10, is similar in operation to the 
booster regulator converters. 
Fundamentally, the chopper is a power stage, made up of 
transistor QS, diode D2, inductor L1 and capacitor C6; and a con- 
trol circuit consisting of a current feedback transformer, reset 
and trigger transistors, a Schmitt trigger, and a ramp generator. 
A detailed description of the power stage is given in Appendix I 
18 
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in terms of the unified power stage concept. 
control circuitry functions identically to the booster control cir- 
cuitry, and the two differ only in current and voltage levels and 
pulse width control required. A starting circuit, consiiting of 
diodes D3 and D4 and resistor R17, is the only addition to the 
control circuitry. During starting, R17 and D3 conduct supply- 
ing unregulated voltage to start the oscillator and ramp generator; 
thus starting the chopper and producing a voltage at the output. 
When this voltage reaches a value higher than that supplied by 
R17 and D3, D4 conducts, supplying a regulated voltage and back 
biasing D3. 
The chopper 
Development Effort: 
The prime problem encountered to date in the development 
of new chopper converter regulators is achieving reliable operation 
as the input voltage magnitude approaches the output voltage 
magnitude. Under this condition, with the control circuitry being 
used, the reset time of the current feedback transformer becomes 
very short, thus requiring large voltages to reset the driver core. 
The increased voltage requirement gives rise to two problems: 
1. 
2. 
It requires more pulse power in the reset circuitry. 
It raises the emitter-base voltage seen by the power 
transistor during reset. 
For example, for an input, voltage of 10 volts and an out- 
put voltage of 9 volts, the reset time is less than 10% of the total 
period. This means that during reset the emitter-base junction 
could be subjected to as much as 12 volts, or 4 volts over the 
rated value for the components presently being used. 
It was decided that the limits on the input voltage or  output 
voltage would have to be changed to alleviate this problem. The 
following limits were chosen: 
10 watt chopper 1 2  to 20 volt input, 9 volt output 
25 watt chopper 1 2  to 20 volt input, 9 volt output 
50 watt chopper 14 to 20 volt input, 11 volt output 
100 watt chopper 24 to 33 volt input, 20 volt output 
20 
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With these changes, the choppers would be operable, but 
it should be noted that the peak emitter base voltages are still 
close to the maximum rated values of standard high frequency 
power transistors. 
Supplying a regulated voltage for the control circuitry pre- 
sents another problem; a regulated voltage can be obtained by 
regulating the input voltage o r  by using the already regulated 
output voltage. Efficiency considerations indicate that the output 
should be used, but, because there is no voltage at the output until 
the control circuitry is running, a starting circuit is necessary. 
21  
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5.0  CONCLUSIONS AND RECOMMENDATIONS 
A protection circuit has been established which provides 
overload protection in addition to short circuit protection. However, 
thermal considerations should limit the use of this circuit to the 
lower power levels only. It is recommended that this overload 
protection circuit be used at the 10 watt and 25 watt power levels 
only, and that the short circuit protection circuit presented in the 
previous quarterly report be used at the 50 watt and 100 watt 
power levels. 
The dynamic regulation and recovery time have been shown 
to be dependent on the booster input voltage. For input voltages 
greater than approximately 13 volts input, the dynamic regulation 
design goal requirement of f 0.66 volts has been met with the 25 
watt breadboard tested. The recovery time limit of 50 milliseconds 
has been met for all conditions tested. For input voltages greater 
than 13 volts, the recovery time for step load changes has been 
shown to be less than 10  milliseconds. 
The preliminary development of the new chopper regulator 
converter conducted to date indicates that successful operation can 
be obtained with the limited input voltage range described in this 
report. 
22 
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PROGRAM FOR NEXT INTERVAL 
During the next quarterly period, effort will be directed 
in the following areas: 
A. Complete the scaling designs of the booster regulator 
converters. 
B. Complete the development effort of the new modified chopper 
regulator converters. 
C. Initiate and complete the scaling designs of the modified 
chopper regulator converters. 
D. Obtain performance data for all breadboards. 
23 
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8.0 
9 . 0  
CONFERENCES 
A conference was held at NASA Goddard on July 20, 1966. 
In attendance was Mr. E. Pascuitti representing NASA, and Mr. 
F. Raposa representing HSED. The revised circuit protection 
scheme providing both overload and short circuit protection was 
covered. It was agreed that this revised circuit be used at the 
10 watt and 25 watt levels, and that the original circuit protection 
scheme presented in the sixth quarterly report be used at the 50 
watt and 100 watt levels. 
NEW TECHNOLOGY 
Not applicable during this report period. 
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" APPENDIX I 
UNIFIED POWER STAGE CONCEPT 
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Unified Power Stage Concept 
The circuit shown in Figure 1-1 can act as a booster or  
chopper of DC voltage depending upon the direction of power flow 
within the circuit. 
*- Chop 
____c Boost L 
S1 is closed when 
S2 is open, S1 is 
open when S2 is 
closed; both S1 and 
S2 are bidirectional 
switches 
Figure 1-1 - Unified Power Stage Concept. 
L terminals, and a voltage higher than V is produced at V 
operation, Switch S1 closes with switch52 open, and current builds 
up linearly through inductor L. After a given inter&& switch S1 
opens, and switch S2 closes. This adds the voltage induced in the 
inductor L to the source voltage creating an output voltage higher 
than the input voltage. During the next half cycle switch S2 opens 
and S1 closes, so that inductor L is charging up, and capacitor 
C2 is discharging into the load. It can be shown that the boost 
output is given by; 
For boosting action, the input voltage is supplied to the V 
In H' 
V = 'L where 8 is the conduction angle of 
0 -  
1-8 switch S1 
For chopping action the source voltage is supplied to the 
V terminals, and the output is taken at V In operation, switch 
S p i s  closed and switch S1 is open; as with%e booster, the current 
1-2 
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builds up in choke L. A f t e r  a given interval S2 opens and S1 
closes. Now the voltage induced in choke L is directly across the 
load. It can be shown that the chopped output is given by: 
v = Vi $ where Id is the conduction angle of switch 
0 s2. 
Note that in the above discussion, the current flow through 
switches S1 and S2  must be bidirectional for the given circuit to 
provide either boosting o r  chopping action. 
For practical operation, switches S1 and S2 must be re- 
placed with semiconductors which are unidirectional devices. For 
chopper action, switch S1 is replaced by a diode and S2 is replaced 
by a transistor as shown in Figure 1-2. 
Figure 1-2 Chopper Power Stage 
Transistor Q is switched by external circuitry, and diode D 
is switched by the polarity reversals across the inductor L. With 
transistor Q on, diode D is back biased by the source voltage; 
when €ransistor Q is off, diode D is forward biased by the induced 
voltage across inductor L. 
1-3 
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For booster action, switch S1 is replaced by a transistor, 
and switch S2 is replaced by a diode as shown in Figure 1-3. 
Load -I 
Figure 1-3 Booster Power Stage 
Transistor Q is switched on and off by external circuitry and 
diode D is switched by the changing bias voltage caused by the 
switching action of transistor Q. With transistor Q on, D is back- 
biased by the output voltage; when transistor Q is off, diode D is 
forward biased by the induced voltage in choke L and the supply 
vo It age. 
Derivation of Chopper-Booster Output Voltage 
1-4 
HSER 4134 
Conditions : 
t and El a re  the time and voltage across L when S1 is 
conducting. 1 
t and E are the time and voltage across L when S2 is 
2 2 conducting. 
Using the basic equation for induced voltage, 
E -  L A i  o r E A t  = L A i  Because the total volt- 
second product across 
inductor L must equal 
zero, 
A t  1) 
E I A t l  = E A t 2 =  L A i l  = L A i z  2) 2 
DuringAt V = E o r  E = V1 3) 1' 1 1 1 
= VI f E or, E = V2 - V1 2' v2 2 2 4) During A t 
Substituting equations 3 and 4 into equation 2, 
5 )  V A tl = (V2 - Vl) At 1 2 o r  V1 ( A  tl + A t )  = V A t 2  2 2 
2 defining T as the total period A tl + A t 
v = VIT 
A t2 
2 
This equation is the general form for either the booster o r  the 
chopper; for booster action V2 is the output voltage and VI is the 
input voltage; therefore: 
and A t 2  = T - A t  SO, 1 v = vi 
A t2 0 
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T 
where 8 is the conduction angle of switch S1. 
For chopping action, V is the input voltage and VI is the output 
voltage, so: 2 
= vi III t2 
T 
or Vo = Vi T V. = vo - 
t2 1 
where $I is the conduction angle of switch S2. 
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DYNAMIC RESPONSE TESTS 
FOR THE 25 WATT BOOSTER 
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